



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/783,481	02/20/2004	Tae-joong Song	5649-1235	1306
20792	7590	12/30/2005	EXAMINER	
MYERS BIGEL SIBLEY & SAJOVEC			PHAM, LY D	
PO BOX 37428			ART UNIT	
RALEIGH, NC 27627			PAPER NUMBER	
			2827	

DATE MAILED: 12/30/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/783,481

Applicant(s)

SONG, TAE-JOONG

Examiner

Ly D. Pham

Art Unit

2827

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 23 November 2005.  
2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-28 is/are pending in the application.  
4a) Of the above claim(s) 13-21 and 26-28 is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 1-3, 5, 6, 8, 9, 11, 22, 23 and 25 is/are rejected.  
7) ☒ Claim(s) 4, 7, 12 and 24 is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.  
10) ☒ The drawing(s) filed on 20 February 2004 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☒ All b) ☐ Some \* c) ☐ None of:  
1. ☒ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 2/20/04 & 10/14/05.  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.  
5) ☐ Notice of Informal Patent Application (PTO-152)  
6) ☐ Other: \_\_\_\_\_.

## **DETAILED ACTION**

### ***Information Disclosure Statement***

1. Applicant's Information Disclosure Statements filed February 20, 2004 and October 14, 2005 have been considered by the Examiner.

### ***Priority***

2. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

### ***Election/Restrictions***

3. Claims 13 – 21 and 26 – 28 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on November 23, 2005.
4. Claims 1 – 12 and 22 – 25 are pending.

### ***Drawings***

5. The drawings are objected to under 37 CFR 1.83(a) because they fail to show the equalize transistor 236 in figs. 2 and 5 as a PMOS transistor. The transistor is presently having a notation of an NMOS transistor, which contradicts to that described

in the specification, paragraph 0013. Any structural detail that is essential for a proper understanding of the disclosed invention should be shown in the drawing. MPEP § 608.02(d). Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the examiner does not accept the changes, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

### ***Claim Rejections - 35 USC § 103***

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 1 – 3, 5, 6, 8, 9, and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art (AAPA) in view of Moon et al. (US Pat Pub 2004/0109366 A1).

Regarding **claims 1 – 3, 5, 6, and 9**, AAPA discloses a semiconductor memory device, comprising:

a memory cell array having a plurality of memory cells, a plurality of word lines, and first and second bit lines (fig. 1, paragraph 0004);

an address decoder which decodes a received address signal, wherein the address decoder is coupled to the plurality of word lines (fig. 2, 210); and

a precharge unit that precharges the first and second bit lines in response to the precharge signal (fig. 2, unit 230), wherein the precharge unit comprises:

first and second transistors which in response to the precharge signal precharge the first and second bit lines, respectively, to a power supply voltage level (fig. 2, PMOS transistors 232 and 234, see also paragraph 0029); and

a third transistor which in response to the precharge signal equalizes the voltage of the first and second bit lines (fig. 2, PMOS transistor 236, paragraph 0029),

wherein the address decoder is a row address decoder and wherein the decoded address signal comprises a row address (paragraph 0008, decoder 210 in fig. 2 is a row decoder. Inherently, address that is decoded from the row decoder is a row address).

Although AAPA did not clearly show the semiconductor memory device further comprising a precharge control circuit that generates a precharge signal in response to

a precharge enable signal and a precharge delay signal that is generated by a delay circuit for a predetermined delay time, wherein the address decoder is a row address decoder and the decoded address signal comprises a row address (as additionally entailed in claims 1 – 3 and 9), the features are however shown by Moon et al. as can be seen according to fig. 2.

*Precharge control signal generator circuit **200 and 240*** generates precharge signal PIOPRB1 or PIOPRB2 in response to a *precharge enable signal **CBA and PWR*** (see also paragraphs 0004 and 0024 – 0028) and a *precharge delay control signal **210 without 240***, which comprises a *delay circuit **220*** for generating the precharge delay signal by delaying the precharge enable signal PWR for a predetermined delay time (propagation delay through inverters 211 – 215). The precharge control circuit **200 and 240** comprises a *NAND gate **242***, which receives the precharge enable signal **CBA and PWR** and the precharge delay signal **D100Z**, which is responsive to delay circuit 220. The precharge control circuit also comprises *an inverter **243***, which inverts the output of the NAND gate 242.

Therefore, it is considered obvious to one of ordinary skill in the art, at the time the invention was made, to combine the features taught by Moon et al. to the AAPA, so that limitations due to a write recovery time can be eased in order to adjust precharging time in an event that precharge control signals for a precharge operation after read and write operations are generated differently (see paragraph 0009).

Regarding **claim 8**, as shown above, Moon et al. show the precharge control circuit, comprised of circuits 200 and 240, which generates a precharge signal

PIOPRB1 or PIOPRB2 by performing a logical AND operation (through NAND gate 242 and inverter 243) on the precharge enable signal CBA and the precharge delay signal D100Z, which responses to delay circuit 220.

Regarding **claim 11**, it is considered inherent given the precharge circuit of fig. 2 by Moon et al. that, the signal output PIOPRB1 or PIOPRB2 at the output of 207 is disabled **a predetermined time after the precharge enable signal is disabled** due to inherent propagation delay of signals CBA and PWR through circuits 200 and 210.

8. Claims 22, 23, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art (AAPA) and Moon et al., and further in view of Houston (US Pat Pub 2001/0052624 A1).

Regarding **claims 22, 23, and 25**, AAPA and Moon et al. disclose a method for pre-charging the first and second bit lines of a memory cell array as shown above (see grounds for the rejection of claims 1, 2, and 11 in paragraph 7 above), except wherein the precharge signal is disabled after the word line is enabled. However, this feature has been taught by Houston (paragraph 0057 discloses the step of turning off the bit line precharge after the step of enablement of the word line).

Therefore, it would have been obvious to one of ordinary skill in the art, at the time the invention was made, to combine the feature shown by Houston to the teachings of AAPA and Moon et al., for which a write back is implemented in the read cycle to prevent susceptibility of memory cell to upset on read (paragraph 0056).

***Allowable Subject Matter***

9. **Claims 4, 7, 12, 24** are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

10. The following is an examiner's statement of reasons for allowance:

The prior arts of record fail to teach or reasonably suggest the semiconductor memory device, such as disclosed above, wherein the predetermined delay time comprises the time it takes the word line to become enabled in response to a transition of the decoded address signal. In other words, the precharge signal is disabled after the word line is enabled (as disclosed in claims 4, 12, 22, and 24).

The prior arts of record also fail to teach the delay circuit comprising a NOR gate which receives the precharge enable signal, and an inverter which inverts the output of the NOR gate (as claimed in claim 7).

11. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

***Conclusion***




12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

13. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the date of this letter. Failure to respond within the period for response will cause the application to become abandoned (see MPEP 710.02(b)).

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ly D. Pham whose telephone number is 571-272-1793. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ly D Pham   
December 6, 2005

